


001\_Block Diagram  
002\_System Setting  
003\_CPU\_DMI,PEG,eDP,DDI  
004\_CPU\_D0R4  
005\_CPU\_GND  
006\_CPU\_CFG,RSVD  
007\_  
008\_CPU\_PWR  
009\_CPU\_PWR  
010\_CPU\_POWER\_CAP  
011\_TBT\_Alpine-Ridge  
012\_TBT\_TPS65982&Type C  
013\_TBT\_PWR  
014\_DIM\_D0R4 SO-DIMM A(0)  
015\_DIM\_D0R4 SO-DIMM B(0)  
016\_DIM\_D0R4 SO-DIMM A(1)  
017\_DIM\_D0R4 SO-DIMM B(1)  
018\_DIM\_CA/DQ Voltage  
020\_PCH\_H0A,SMB,SEQ,RTC,JTAG  
021\_PCH\_POE,SATA,USB2,MISC  
022\_PCH\_CLK,LPC,USB3  
023\_PCH\_LVDS,eDP,DP  
024\_PCH\_SPI,CNV  
025\_PCH\_GPIO  
026\_PCH\_POWER,GND  
027\_PCH\_POWER,GND  
028\_PCH\_SPI ROM,OTH  
029\_TEST\_POINT  
030\_KBC\_IT8225  
031\_KBC\_KB & TP  
032\_RST\_Reset Circuit  
033\_LAN\_RTL8111H-CG  
034\_LAN\_RJ45\_CON  
035\_Macro&N\_KEY\_IT8291  
036\_AUD-ALC295  
037\_AUD\_EXT Jack  
039\_AUD\_INT SPK  
040\_NGFF\_SSD\_PCIE\_CON  
041\_NGFF\_SSD\_PCIE\_CON\_3  
042\_CR\_GL3215  
043\_  
044\_BUG\_LPC  
045\_eDP\_CON & Tobii IS4\_CON  
046\_  
047\_Display Port  
048\_HDMI  
049\_  
050\_FAN\_Thermal Sensor & Fan  
051\_HDD  
052\_USB3.0 Port  
053\_NGFF\_WLAN & BT & XB0X  
055\_USB3.0 Port  
056\_LED & Switch  
057\_DSG\_Discharge  
058\_Power Protect  
059\_EMI  
060\_DC & BAT IN  
063\_>>>Power Button\_IO\_BD  
064\_>>>LED\_IO\_BD  
065\_ME\_W2B conn. & NUT  
066\_  
067\_  
068\_  
069\_  
070\_GPU\_PCIE I/F  
071\_GPU\_POWER  
072\_GPU\_FRAME BUFFER  
073\_VRAM-CHANNEL A  
074\_VRAM-CHANNEL B  
075\_VRAM-CHANNEL C  
076\_VRAM-CHANNEL D  
077\_VRAM\_CAP

080\_PW\_COFFEE LAKE (1)  
081\_PW\_COFFEE LAKE (2)  
082\_PW\_VCCIO  
083\_PW\_+1.05VSUS  
084\_PW\_+1.8VSUS  
086\_PW\_+1.2V/+VTT/+2.5V  
087\_PW\_+3VADSW/+VSUS  
088\_PW\_LOAD SWITCH  
089\_PW\_CHARGER  
090\_PW\_PROTECTION  
091\_PW\_+NVVDD (1)  
092\_PW\_+NVVDD (2)  
093\_PW\_+NVVDD  
094\_PW\_+FBVDDQ  
096\_PW\_+12VS\_FAN  
097\_PW\_PEX\_VDD  
098\_PW\_IPC

100\_Power On Timing-AC mode  
101\_Power On Timing-DC mode

G512LI, G512LH, G712LI Block Diagram

Comet Lake H Platform



- Reset Circuit (Page 32)
- Thermal Sensor (Page 33)
- PWM Fan (Page 33)
- Switch & LEDs (Page 36)
- Discharge Circuit (Page 37)
- Power Protect (Page 38)
- DC & Battery (Page 38)
- Skew Holes (Page 38)

**Power**

- +VCCOE/+VCCSA/+VCCGT (Page 33.31)
- +VCCIO (Page 33)
- +1.05VSUS (Page 33)
- +1.8VSUS (Page 34)
- 1.2V/+VTT/2.5V (Page 35)
- +3VADSW/+VSUS (Page 37)
- Load Switch (Page 38)
- Charger (Page 38)
- Protection (Page 38)
- VGA CORE (+NVVDD) (Page 31.32)
- +NVVDD (Page 31)
- +FBVDDQ (+1.55V) (Page 34)
- IPC (Page 35)

	Default	Use As	Signal Name	EXT RUPO	Power
0000	0	000	000_120		
0001	00	000	000_120A	RT 120 (R)	+10A, 0A
0002	00	000	000_VIB1_LAD9	RT 120 (R)	+10A, 0A
0003	A.1	000	000_1200		
0004	0	000	00_120		
0005	A.1	000	000_1200		
0006	0	000	00_120		
0007	0	000	00_1400		
	Default	Use As	Signal Name	EXT RUPO	Power
0008	A.1	001	00_14_120A	RT 120S	+10A
0009	1	001	00_12_100	RT 100A	+10A
0010	00	001	000_120A	RT 120A	+10A
0011	A.1	001	00_0001/000_000		+10A
0012	1	000	00_00_00		
0013	0	000	000_0000	RT 100A	+10A
0014	0	000	00_00_00		
	Default	Use As	Signal Name	EXT RUPO	Power
0015	0	001	00_0000000	RT 100 (R)	+10A, 0A
0016	A.1	0000	0000_000	RT 0.1A	+10A, 0A
0017	0	0000	0000_000	RT 0.1A	+10A, 0A

[illegible]

	Default	Use As	Signal Name	EXT PUPD	Power
0070	0	000	0000_00_00	EXT 000000_00	<00A, <00
0071	0	000	0000_00_00	EXT 000000_00	<00A, <00
0072	A15	0000A	7_0000_01A	EXT 4_0_0	<00A, <00
0073	A15	0000A	7_0000_02A	EXT 4_0_0	<00A, <00
0074	A15	0000	7E_00A	EXT 4_0_0	<00A, <00
0075	A15	0000	7E_00A	EXT 4_0_0	<00A, <00
0076	A15	0000	8C_0000F000_00	EXT 4_0_0	<00A, <00
0077	0	000	7_00_00_00	EXT 4_0_0	<00A, <00
	Default	Use As	Signal Name	EXT PUPD	Power
0080	0	000	0000_0000_0000	EXT 0000_0000_0000	<00A, <00
0081	0	000	0000_0000_0000	EXT 0000_0000_0000	<00A, <00
0082	0	000	0000_0000_0000_0000	EXT 0000_0000_0000_0000	<00A, <00
0083	0	000	0000_0000_0000_0000	EXT 0000_0000_0000_0000	<00A, <00
0084	000	000	00_00_00_00_00_00	EXT 4_0_0	<00A, <00
0085	000	000	00_00_00_00_00_00	EXT 4_0_0	<00A, <00
0086	0	000	0000_00_0000_00	EXT 4_0_0	<00A, <00
0087	000	000	00_00_00_00_00	EXT 000_000_00	<00A, <00
	Default	Use As	Signal Name	EXT PUPD	Power
0090	A15	000	00_00_000000_00	EXT 4_0_0	<00A, <00
0091	A15	0000A	7_0000_01A	EXT 4_0_0	<00A, <00
0092	A15	0000A	7_0000_02A	EXT 4_0_0	<00A, <00

Signal	IO	IO#	Signal Name	EXT PUPD	Power
SW00	O	040	SW000_040	RD 100	
SW01	O	041	SW000_041	RD 100	
SW02	O	042	SW000_042	RD 100	
SW07	O	047	SW000_047	RD 100	
Default	Use As		Signal Name	EXT PUPD	Power
SW10	I	SW1	SW_1010		
SW11	I	SW2	SW_1011		
SW12	I	SW3	SW_1012	RD 100	+3V3
SW17	I	SW4	SW1017_017	RD 100B	+3V3
SW18	I	SW5	SW1018_018	RD 100B	+3V3, SW18
SW19	I	SW6	SW1019_019		
SW24	A15	AD	A15_MAX_POWER	RD 0	+5V3A2
SW25	A16	AD	A16_MAX_POWER	RD 0	+5V3A2 & 0V
Default	Use As		Signal Name	EXT PUPD	Power
SW30	O	SW7	SW_1030		
SW37	O	SW8	SW1037_037	RD 100B	+5V3A2
SW42	A15	DA	A15_MAX_02		
SW43	O	SW9	SW_1043	RD 0	+5V3A2
SW44	A16	DA	A16_MAX_02		
SW45	O	SW10	SW_1045		
SW46	O	SW11	SW1046_046	RD 100B	+5V3A2
SW47	O	SW12	SW1047_047		
SW48	O	SW13	SW1048_048		

	Default	Use An	Signal Name	EXT RUP0	Power
0000	LAMP1[0:0]		LCP_A00_0 / LCP_C00		
0001	LAMP1[1:0]		LCP_A01_0 / LCP_C01		
0002	LAMP1[2:0]		LCP_A02_0 / LCP_C02		
0003	LAMP1[3:0]		LCP_A03_0 / LCP_C03		
0004	LAMP1[4:0]		LCP_A04_0 / LCP_C04		
0005	LAMP1[5:0]		LCP_A05_0 / LCP_C05		
0006	LAMP1[6:0]		LCP_A06_0 / LCP_C06		
0007	LAMP1[7:0]		LCP_A07_0 / LCP_C07		
0008	LAMP1[8:0]		LCP_A08_0 / LCP_C08		
0009	LAMP1[9:0]		LCP_A09_0 / LCP_C09		
0010	LAMP1[10:0]		LCP_A10_0 / LCP_C10		
0011	LAMP1[11:0]		LCP_A11_0 / LCP_C11		
0012	LAMP1[12:0]		LCP_A12_0 / LCP_C12		
0013	LAMP1[13:0]		LCP_A13_0 / LCP_C13		
0014	LAMP1[14:0]		LCP_A14_0 / LCP_C14		
0015	LAMP1[15:0]		LCP_A15_0 / LCP_C15		
0016	LAMP1[16:0]		LCP_A16_0 / LCP_C16		
0017	LAMP1[17:0]		LCP_A17_0 / LCP_C17		
0018	LAMP1[18:0]		LCP_A18_0 / LCP_C18		
0019	LAMP1[19:0]		LCP_A19_0 / LCP_C19		
0020	LAMP1[20:0]		LCP_A20_0 / LCP_C20		
0021	LAMP1[21:0]		LCP_A21_0 / LCP_C21		
0022	LAMP1[22:0]		LCP_A22_0 / LCP_C22		
0023	LAMP1[23:0]		LCP_A23_0 / LCP_C23		
0024	LAMP1[24:0]		LCP_A24_0 / LCP_C24		
0025	LAMP1[25:0]		LCP_A25_0 / LCP_C25		
0026	LAMP1[26:0]		LCP_A26_0 / LCP_C26		
0027	LAMP1[27:0]		LCP_A27_0 / LCP_C27		
0028	LAMP1[28:0]		LCP_A28_0 / LCP_C28		
0029	LAMP1[29:0]		LCP_A29_0 / LCP_C29		
0030	LAMP1[30:0]		LCP_A30_0 / LCP_C30		
0031	LAMP1[31:0]		LCP_A31_0 / LCP_C31		
0032	LAMP1[32:0]		LCP_A32_0 / LCP_C32		
0033	LAMP1[33:0]		LCP_A33_0 / LCP_C33		
0034	LAMP1[34:0]		LCP_A34_0 / LCP_C34		
0035	LAMP1[35:0]		LCP_A35_0 / LCP_C35		
0036	LAMP1[36:0]		LCP_A36_0 / LCP_C36		
0037	LAMP1[37:0]		LCP_A37_0 / LCP_C37		
0038	LAMP1[38:0]		LCP_A38_0 / LCP_C38		
0039	LAMP1[39:0]		LCP_A39_0 / LCP_C39		
0040	LAMP1[40:0]		LCP_A40_0 / LCP_C40		
0041	LAMP1[41:0]		LCP_A41_0 / LCP_C41		
0042	LAMP1[42:0]		LCP_A42_0 / LCP_C42		
0043	LAMP1[43:0]		LCP_A43_0 / LCP_C43		
0044	LAMP1[44:0]		LCP_A44_0 / LCP_C44		
0045	LAMP1[45:0]		LCP_A45_0 / LCP_C45		
0046	LAMP1[46:0]		LCP_A46_0 / LCP_C46		
0047	LAMP1[47:0]		LCP_A47_0 / LCP_C47		
0048	LAMP1[48:0]		LCP_A48_0 / LCP_C48		
0049	LAMP1[49:0]		LCP_A49_0 / LCP_C49		
0050	LAMP1[50:0]		LCP_A50_0 / LCP_C50		
0051	LAMP1[51:0]		LCP_A51_0 / LCP_C51		
0052	LAMP1[52:0]		LCP_A52_0 / LCP_C52		
0053	LAMP1[53:0]		LCP_A53_0 / LCP_C53		
0054	LAMP1[54:0]		LCP_A54_0 / LCP_C54		
0055	LAMP1[55:0]		LCP_A55_0 / LCP_C55		
0056	LAMP1[56:0]		LCP_A56_0 / LCP_C56		
0057	LAMP1[57:0]		LCP_A57_0 / LCP_C57		
0058	LAMP1[58:0]		LCP_A58_0 / LCP_C58		
0059	LAMP1[59:0]		LCP_A59_0 / LCP_C59		
0060	LAMP1[60:0]		LCP_A60_0 / LCP_C60		
0061	LAMP1[61:0]		LCP_A61_0 / LCP_C61		
0062	LAMP1[62:0]		LCP_A62_0 / LCP_C62		
0063	LAMP1[63:0]		LCP_A63_0 / LCP_C63		
0064	LAMP1[64:0]		LCP_A64_0 / LCP_C64		
0065	LAMP1[65:0]		LCP_A65_0 / LCP_C65		
0066	LAMP1[66:0]		LCP_A66_0 / LCP_C66		
0067	LAMP1[67:0]		LCP_A67_0 / LCP_C67		
0068	LAMP1[68:0]		LCP_A68_0 / LCP_C68		
0069	LAMP1[69:0]		LCP_A69_0 / LCP_C69		
0070	LAMP1[70:0]		LCP_A70_0 / LCP_C70		
0071	LAMP1[71:0]		LCP_A71_0 / LCP_C71		
0072					

11	PO# #5		GB#				11	PO# #5
12	PO# #6						12	PO# #6
13	PO# #7						13	PO# #7
14	PO# #8						14	PO# #8
15	PO# #9		SATA #0	GB#			15	PO# #9
16	PO# #10		SATA #1				16	PO# #10
17	PO# #11						17	PO# #11
18	PO# #12		GB#				18	PO# #12
19	PO# #13		SATA #0	GB#			19	PO# #13
20	PO# #14		SATA #1				20	PO# #14
21	PO# #15		SATA #2				21	PO# #15
22	PO# #16		SATA #3				22	PO# #16
23	PO# #17		SATA #4				23	SATA #4
24	PO# #18		SATA #5				24	PO# #18
25	PO# #19						25	PO# #19
26	PO# #20		SATA #7				26	PO# #20

## EC IT8995 GPIO

## N501VW Setting

IM_BUS ADDRESS :		
ICU Master	IM-Bus Device	IM-Bus Address
	Bus Master (Internal CPU)	
	ECU-CORNER (BL)	400
ECU Master (GSEB1)	IM-Bus Device	IM-Bus Address
	ECU Thermal Sensor	400
	ECU Temperature Sensor	401
	Engine Overhaul Sensor	402

**Device Identification**

ECU Thermal Sensor
--------------------

QFN	HW Capabilities	Function	SWC
00	PCIE0 (Port 0) / GPIO	GPIO	SWC0
01	USB0/HS1	USB 2.0 (Port 0/Charger)	
02	USB0/HS2 / USB0/HS3	USB 2.0 (Port 1/2/3)	
03	USB0/HS1 / USB0/HS2	USB 2.0 (Port 1/2)	
04	USB0/HS4	USB 2.0 (Port 4)	
05	USB0/HS5		
06	USB0/HS6		
07	USB0/HS7 / PCIE0/HS1	CardReader / USB0/HS1	
08	USB0/HS8 / PCIE0/HS2		SWC2
09	PCIE0/HS3	SW0/HS	SWC3
10	PCIE0/HS4 / USB		
11	PCIE0/HS5 / USB		
12	PCIE0/HS6	Thunderbolt	SWC5
13	PCIE0/HS7		
14	PCIE0/HS8		
15	PCIE0/HS9 / USB0/HS4 / USB	SW0/HS / SSD port0	
16	PCIE0/HS10 / USB0/HS5		
17	PCIE0/HS11	PCIE/HS / SSD	SWC6
18	PCIE0/HS12 / USB		
19	PCIE0/HS13 / USB0/HS6 / USB		

23	PC/PMMA / GOMAG		
24	PC/PMMA / GOMAG		
25			
26			

[illegible][illegible]

### N501VW Setting




[illegible]

## Kabylake HM175


ENC	100	Capacitors	Function	SPEC	UWB 2.0	Function
01	PC104-1	Capacitor	050V	SAC2	UWB_201	UWB2.0 I/O Port2 (Charge)
02	PC104-1	Capacitor	UWB2.0 I/O Port2 (Charge)		UWB2_202	UWB2.0 I/O Port2
03	UWB202 / SIGNAL	UWB2.0 Port2			UWB2_203	UWB2.0 I/O Port3
04	UWB203 / SIGNAL	UWB2.0 Port3			UWB2_204	UWB2.0 I/O Port4
05	UWB204	UWB2.0 Port4			UWB2_205	UWB2.0 I/O Port4
06	UWB205				UWB2_206	CoreNet
07	UWB207 / PC104-1	Card Reader	UWB207(U)		UWB2_207	Card Reader
08	UWB208 / PC104-1			SAC2	UWB2_208	IR Receiver
09	UWB209 / PC104-1	WLAN		SAC2	UWB2_209	802.11
10	PC104-1 / GBE				UWB2_210	1000
11	PC104-1 / GBE	Thunderbolt		SAC1	UWB2_211	1000
12	PC104-1 / GBE				UWB2_212	1000
13	PC104-1 / GBE				UWB2_213	1000
14	PC104-1 / GBE				UWB2_214	1000
15	PC104-1 / SIGNAL / GBE	DATA I/O 100 pins			UWB2_215	1000
16	PC104-1 / SIGNAL	PC104 I/O 100 pins		SAC6		
17	PC104-1					
18	PC104-1 / GBE					
19	PC104-1 / SIGNAL / GBE					
20	PC104-1 / SIGNAL					
21	PC104-1 / SIGNAL					
22	PC104-1 / SIGNAL					
23	PC104-1 / SIGNAL					
24						
25						

SIO, PCI-H1170 H500					
1	USBD #1 (OTG)				
2	USBD #2	SSIO #1			
3	USBD #3	SSIO #2			
4	USBD #4				
5	USBD #5				
6	USBD #6				
7	USBD #7				
8	USBD #8				
9	POE #3				
10	POE #4	QbE	x 2	NA	
11	POE #5	QbE	x 2		
12	POE #6				
13	POE #7				
14	POE #8				
15	POE #9	SATA #6	QbE	x 2	
16	POE #10	SATA #1			
17	POE #11				
18	POE #12	QbE	x 4		1In4 RST PCI Storage Device #1
19	POE #13	SATA #0	QbE	x 2	
20	POE #14	SATA #1*			
21	POE #15	SATA #6	x 2		1In4 RST PCI Storage Device #2
22	POE #16	SATA #5	NA		
23	SATA #4				
24	SATA #5				
25	POE #17				
26	POE #20		x 2	NA	

SRG_PCIE-HM170_HSI0						
1	USB# #1 (OTG)					
2	USB# #2			SSIC #1		
3	USB# #3			SSIC #2		
4	USB# #4					
5	USB# #5					
6	USB# #6					
7	USB# #7	PCIE #1		x2		
8	USB# #8	PCIE #2				
9	PCIE #3			x4		NA
10	PCIE #4		QMC			
11	PCIE #5		QMC			
12	PCIE #6			x4		NA
13	PCIE #7					
14	PCIE #8			x2		
15	PCIE #9	SATA#0	QMC			
16	PCIE #10	SATA#1		x4		Intel IRS1 PIE Storage Device #1
17	PCIE #11					
18	PCIE #12		QMC			
19	PCIE #13	SATA#0*	QMC	x2		
20	PCIE#14	SATA#1*				
21	PCIE#15	SATA#2		x2		Intel IRS2 PIE Storage Device #2
22	PCIE #16	SATA#3				
23						
24						
25						
26					NA	NA
27					NA	NA



## Display



**Table 8-3. Few Supported Normal and Lane-reversed Bifurcation Configurations**

x16 Controller Negotiated Width	x8 Controller Negotiated Width	x4 Controller Negotiated Width	Processor	Physical Lanes															
				0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
x16	Off	Off	Direct	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
x8	x8	Off	Direct	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
x8	x4	x4	Direct	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3
x16	Off	Off	Reverse	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
x8	x8	Off	Reverse	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
x8	x4	x4	Reverse	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0

**Notes:**

1. Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further bifurcation is not supported.
  2. In case that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
    - Connect lane 0 of 1st device to lane 0.
    - Connect lane 0 of 2nd device to lane 8.
    - Connect lane 0 of 3rd device to lane 12.
- For example:
- a. When using 1x8 + 2x4, the 8 lane device must use lanes 0:7.
  - b. When using 1x4 + 1x2, the 4 lane device must use lanes 0:3, and other 2 lanes device must use lanes 8:9.
  - c. When using 1x4 + 1x2 + 1x1, 4 lane device must use lanes 0:3, two lane device must use lanes 8:9, one lane device must use lane 12.

www.teknisi-indonesia.com



Refer to CFL-H PDG P.363 (Doc.571391)

### 31.1.4 Disabling and Termination Guidelines for the Intel® High Definition Audio Interface




When HDA\_SDIN[1:0], DISPA\_SDIN interface is not implemented on the platform the signal pin(s) may be left unconnected.

When the Intel® Display Audio interface is not implemented, PROC\_AUDIO\_CLK and PROC\_AUDIO\_SDI need to be terminated to GND via a weak pull-down resistor (i.e.  $\sim 2\text{K}\Omega$ ), PROC\_AUDIO\_SDO can be left unconnected.


## Main Board








CFG




CFG Straps




<b>CFG Straps for Processor</b> ref: Intel 570805_Coffeaklake_EDS_Vol_1_Rev1.4 P.121
<b>CFG[0] : Stall reset sequence after CPU PLL lock until de-asserted</b> - 1 : (Default) Normal Operation; No stall - 0 : Stall
<b>CFG[1] : Reserved Configuration Lane</b> Reserved Configuration Lane
<b>CFG[2] : PCI Express* Static x16 Lane Numbering Reversal</b> - 1 : (Default) Normal Operation - 0 : Lane Numbers Reversed
<b>CFG[3] : Reserved configuration lanes</b> Reserved Configuration Lane
<b>CFG[4] : eDP Enable</b> - 1 : Disabled - 0 : Enabled
<b>CFG[6:5] : PCI Express* Bifurcation</b> - 00 : 1 x8, 2 x4 PCI Express* - 01 : Reserved - 10 : 2 x8 PCI Express* - 11 : 1 x16 PCI Express*
<b>CFG[7] : PEG Training</b> - 1 : (Default) PEG Train Immediately Following RESET# de-assertion - 0 : PEG Wait for BIOS for Training
<b>CFG[19:8] : Reserved Configuration Lanes</b> Reserved Configuration Lanes

DOR\_VTT\_CTRL:  
System Memory Power Gate Control:  
Disables the platform memory VTT regulator  
in C8 and deeper and S3.  
Ref: Intel 570805\_Coffeaklake\_EDS\_Vol\_1\_Rev1.5 P.116


VTT Enable





CPU SIDEBAND SIGNALS



teknisi indonesia



CPU XDP (20190723 remove)




Configuration		Estimated SoC Power Delta from Config #1 to #2
Config #1 (Premium)	Config #2 (Volume)	CFL H
VccST off in S3	On in S3	+25-30mW
VccPLL_OC off in S0/C10	On in S0/C10	+3-10mW
VccPLL_OC off in S0ix	On in S0ix	+3-10mW

Other than what is documented in the table above, there is no expected SoC power delta in Sx states between Volume and Premium configurations. Independently, Implementing Deep Sx (also known as DSW) may lower platform power over traditional Sx.


**CPU\_C10\_GATE# is a signal from the Coffee Lake SoC that can be used for gating off VccSTG, VccPLL\_OC and VccIO (CFL-H) in the S0/C10 system state in order to save power.**

Main Source	1th PWR	2nd PWR	3rd PWR
AC_BAT_SYS	+1.05VSUS	+VCCST	
		+VCCSTG	
	+1.2V	+VTT	
		+VCCPLL_OC	
	+VCCSA		


#### +VCCST/+VCCPLL DECAPS Place Back Side (TOP)




#### +VDDQ DECAPS Place Back Side (TOP)




#### +VCCIO DECAPS Place Back Side (TOP)




#### +VCCPLL\_OC DECAPS Place Back Side (TOP)




#### +VCCSA DECAPS Place Back Side (TOP)




#### +VCCSA near CPU




+VCCORE near CPU




+VCCORE DECAPS Place Back Side (TOP)



22uF x 12




1uF x 24




Domain	Board Edge cap	Backside cap	Notes
Vcc	5x 47uF 0805		
		12x 22uF 0603	
		21x 10uF 0402	
		24x 1uF 0201	
		24x 0201 (placeholder)	
VccGT	3x 47uF 0805		Place as close to the BGA as possible
	7x 22uF 0603		
		10x 10uF 0402	
		12x 1uF 0201	

+VCCGT cap near CPU

22uF x14



1107 add for VCCGT PI issue





Project Name

G512LI

Rev

R1.0

**Title :** TBT\_Alpine-Ridge

Size

C

**Dept.:** ASUSTeK COMPUTER

**Engineer:** Gaming RD

Date: Monday, January 20, 2020

Sheet

11

of

103



Project Name

**G512LI**

Rev

**R1.3**

**Title :**      **CYPRESS CCG4**

Size

**D**

**Dept.:**      **ASUSTeK COMPUTER**

**Engineer:**      **Gaming RD**

Date: **Monday, January 20, 2020**


Sheet

**12**

of



**103**

<Variant Name>


		<b>Title :</b> <b>DDR4_TERMINATION</b>	
<b>ASUSTeK COMPUTER</b>		<b>Engineer:</b> <b>Gaming RD</b>	
Size <b>Custom</b>	Project Name <b>G512LI</b>		Rev <b>1.0</b>
Date: <b>Monday, January 20, 2020</b>		Sheet <b>13</b> of <b>103</b>	




M\_A\_VREFCA



<Variant Name>

		<b>Title :</b> <b>DDR4_ON-BOARD_A2</b>	
<b>ASUSTeK COMPUTER</b>		<b>Engineer:</b> <b>Gaming RD</b>	
<b>Size</b>  <b>C</b>	<b>Project Name</b>  <b>G512LI</b>		<b>Rev</b>  <b>1.0</b>
<b>Date:</b> <b>Monday, January 20, 2020</b>		<b>Sheet</b> <b>15</b> <b>of</b> <b>103</b>	

<b>Main Board</b>
-------------------



DOR4 DIMM 260P

```
EVENT# ON ECC DIMM: KEEP A FULL UP IF NO PIN IN PCH
```

<Variant Name>



		Title : NB_****	
ASUSTeK COMPUTER teknisi indonesia		Engineer:	Gaming RD
Size A	Project Name G512LI		Rev 1.0
Date: Monday, January 20, 2020		Sheet 17	of 103

Figure 4-23. CFL H DDR4 x16 Memory Down V<sub>REF-CA</sub> Overview



Vref for CHA\_DIMM0







Figure 4-22. CFL-H DDR4 SO-DIMM V<sub>REF-CA</sub> Overview



Vref for CHB\_DIMM0




<Variant Name>

		Title : *****	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size	Project Name		Rev
C	G512LI		1.0
Date: Monday, January 20, 2020		Sheet 19 of 103	

```

2 SDOUT:
FCH:
ernal PD 20k ohm,
L=0.35V, VIH=0.65~3.3V
ALC269:
L<0.35*3.3V, VIH>0.65*3.3V


```






```
CZ_SDOUT is a signal used for Flash
descriptor security Override/ME debug mode
IGH : get overrideen, LOW : disable
verride
```




**Power failure solution (S0-->G3,S5-->G3):**




Main Source	1th PWR	2nd PWR	3rd PWR	4th
+RTCBAT	+RTC_BAT	+3VA_RTC		
AC_BATSYS	+1.05VSUS	+VCCST		
	+1.2V			
	+3VAO	+3VA	+3VA_EC	
	+3VA_DSW	+3VSUS	+3VSUS_PCH	+V3_3A_V1_BA_VCCBATT
		+3VS		



```
1st :12017-00020200
2nd :12G17100002C
USE RTC Battery:
P/N: 0R100-00040500 BATT-11 CR1220 3V
```



teknisi indonesia



## USB Setting

## GX501G1 PCIE/SATA Function define

## CNL HM370

HSIO Capabilities	Function	Function
PCIEG (From GPU)		GPU
PCIE#01 - US83.1#07		
PCIE#02 - US83.1#08		CR
PCIE#03 - US83.1#09		WLAN
PCIE#04 - US83.1#10		
PCIE#05		TBT AR
PCIE#06		PCIE SSD
PCIE#07		
PCIE#08		
PCIE#09		
PCIE#10		
PCIE#11 - SATA-0a		
PCIE#12 - SATA-1a		
PCIE#13 - SATA-0b		
PCIE#14 - SATA-1b		
PCIE#15 / SATA#2		
PCIE#16 / SATA#3		WLAN
PCIE#17 / SATA#4		
PCIE#18 / SATA#5		
PCIE#19 / SATA#6		
PCIE#20 / SATA#6		
PCIE#21		TBT (x4)
PCIE#22		
PCIE#23		
PCIE#24		

## USB Setting

## GX501G1 USB Function define

## CNL HM370

USB 2.0	Function	USB 3.0	Function
US2_01	US83.0 MB Port1	US83.1#01	US83.1MB Port1 (Support Gen2)
US2_02	US83.0 MB Port2	US83.1#02	US83.0 MB Port2 (Support Gen2)
US2_03	US83.0 MB Port3	US83.1#03	US83.0 MB Port3 (Support Gen2)
US2_04	Camera	US83.1#04	US83.0 MB Port4 (Support Gen2)
US2_05	US83.0 MB Port4 (Charger)	US83.1#05	
US2_06	TBT	US83.1#06	
US2_07	N key	US83.1#07	
US2_08	BT	US83.1#08	
US2_09	BT		
US2_10			
US2_11			
US2_12			

## HSIO

## HM370

## GX501G1

## CM246

## BIST

## Devices Assign

## 0

## 1

## 2

## 3

## 4

## 5

## 6

## 7

## 8

## 9

## 10

## 11

## 12

## 13

## 14

## 15

## 16

## 17

## 18

## 19

## 20

## 21

## 22

## 23

## 24

## 25

## 26

## 27

## 28

## 29

## 30

## 31

## 32

## 33

## 34

## 35

## 36

## 37

## 38

## 39

## 40

## 41

## 42

## 43

## 44

## 45

## 46

## 47

## 48

## 49

## 50

## 51

## 52

## 53

## 54

## 55

## 56

## 57

## 58

## 59

## 60

## 61

## 62

## 63

## 64

## 65

## 66

## 67

## 68

## 69

## 70

## 71

## 72

## 73

## 74

## 75

## 76

## 77

## 78

## 79

## 80

## 81

## 82

## 83

## 84

## 85

## 86

## 87

## 88

## 89

## 90

## 91

## 92

## 93

## 94

## 95

## 96

## 97

## 98

## 99

## 100

## 101

## 102

## 103

## 104

## 105

## 106

## 107

## 108

## 109

## 110

## 111

## 112

## 113

## 114

## 115

## 116

## 117

## 118

## 119

## 120

## 121

## 122

## 123

## 124

## 125

## 126

## 127

## 128

## 129

## 130

## 131

## 132

## 133

## 134

## 135

## 136

## 137

## 138

## 139

## 140

## 141

## 142

## 143

## 144

## 145

## 146

## 147

## 148

## 149

## 150

## 151

## 152

## 153

## 154

## 155

## 156

## 157

## 158

## 159

## 160

## 161

## 162

## 163

## 164

## 165

## 166

## 167

## 168

## 169

## 170

## 171

## 172

## 173

## 174

## 175

## 176

## 177

## 178

## 179

## 180

## 181

## 182

## 183

## 184

## 185

## 186

## 187

## 188

## 189

## 190

## 191

## 192

## 193

## 194

## 195

## 196

## 197

## 198

## 199

## 200

## 201

## 202

## 203

## 204

## 205

## 206

## 207

## 208

## 209

## 210

## 211

## 212

## 213

## 214

## 215

## 216

## 217

## 218

## 219

## 220

## 221

## 222

## 223

## 224

## 225

## 226

## 227

## 228

## 229

## 230

## 231

## 232

## 233

## 234

## 235

## 236

## 237

## 238

## 239

## 240

## 241

## 242

## 243

## 244

## 245

## 246

## 247

## 248

## 249

## 250

## 251

## 252

## 253

## 254

## 255

## 256

## 257

## 258

## 259

## 260

## 261

## 262

## 263

## 264

## 265

## 266

## 267

## 268

## 269

## 270

## 271

## 272

## 273

## 274

## 275

## 276

## 277

## 278

## 279

## 280

## 281

## 282

## 283

## 284

## 285

## 286

## 287

## 288

## 289

## 290

## 291

## 292

## 293

## 294

## 295

## 296

## 297

## 298

## 299

## 300

## 301

## 302

## 303

## 304

## 305

## 306

## 307

## 308

## 309

## 310

## 311

## 312


## 313

## 314


## 315




1st: 07009-00065700  
2nd: 07009-00065800






**RTC CRYSTAL 32.768KHz**



**DGPU CLKReq#**



**PCH CLKREQ Setting:**



**MB USB3.0 : NIA**


**USB3.0 Type C : Left**

**USB3.0 Type C : Right**

**USB3.0 Type C : Right**


**USB3.0 Port3 : NIA**

**USB3.0 Port4 (Charger)**





- HPD0 to DP
- HPD1 to HDMI
- HPD2 to TBT
- HPD3 to VGA
- HPD4 to EDP Panel

DDP Strap Setting Update :  
0 = Port is not detected (Default)  
1 = Port is detected





www.teknisi-indonesia.com



Strap => Mount R2443

This strap should sample high, if sample low will cause boot up fail.





GPP\_J61  
Do Not leave this pin float,  
if CNV1 is not used, it still need a 20K ohm PU.


[CNV Mode Select] CNV\_RGI\_DT\_PCH  
An external pull-up or pull-down is required.  
0 = Integrated CNV1 enable.  
1 = Integrated CNV1 disable.  
[Intel FME]  
FME\_DT has an automatic detect CNV1 mechanism,  
please do not use external PU.  
The CNP has an internal strong 1K PU already.  
Do not leave this pin float,  
if CNV1 is not used, it still need a 20K ohm PU

GPP\_J61(CNV\_RGI\_DT\_PCH)  
An external pull-up or pull-down is required.  
0 = Integrated CNV1 enable.  
1 = Integrated CNV1 disable.  
[Intel FME]  
FME\_DT has an automatic detect CNV1 mechanism,  
please do not use external PU.  
The CNP has an internal strong 1K PU already.  
Do not leave this pin float,  
if CNV1 is not used, it still need a 20K ohm PU




GPP\_J91  
The signal has a weak internal pull-down  
0 = VCCSP1 is connected to 3.3V rail  
1 = VCCSP1 is connected to 1.8V rail





Keyboard ID




KB ID PCH Side(HW請依照此表格做設計判斷) *BIOS會再反向				
Code	ROG RGB KB Type	KBID 2	KBID 1	KBID 0
		(GPP_H18)	(GPP_H17)	(GPP_H16)
0x00	Normal Keyboard	H	H	H
0x01	QWERTASD Partition Keyboard	H	H	L
0x02	4 Zone RGB Keyboard	H	L	H
0x03	Per Key RGB Keyboard	H	L	L
0x04	1 Zone RGB Keyboard	L	H	H



1102 RF request

PCH\_GPPC21: DGPU\_RST#  
PCH\_GPPC22: DGPU\_PWR\_EN#


## Boot BIOS Strap Bit BBS



PCH\_GPPB22: weal internal pull down

PU	LPC
PD	SPI (Default)

## No Reboot

NOTE: Enable No Reboot  
PCH will disable the TCO  
time system reboot feature.  
This function is useful when running TTP/NDP.

PCH\_GPPB18: weak internal pull down

PU	Enable
PD	Disable (Default)

## X-tal Frequency Select

## Canon Lake PCH-LP



- XTAL\_Freq\_Select = GPP\_H21
- Pin Strap for XTAL frequency selection
- An external 4.7k to 10k Ohm +/-5% pull-up to VCC (1.8V or 3.3V) is required on this strap for PCH 24 MHz XTAL operation

## Canon Lake PCH-H


- XTAL\_Freq\_Select = GPP\_J4
- Pin Strap for XTAL frequency selection
- An external 4.7k to 10k Ohm +/-5% pull-up to VCC (1.8V or 3.3V) is required on this strap for PCH 24 MHz XTAL operation

Table 8-1. Power Descriptions for PCH in CNL-H


Name	Description
VCCPHVLD0_IP8	1.8V Primary Well. On the motherboard, this power pin must be connected to VCCPHVLD_IP8 rail in Internal 1.8 V VRM Mode and left as no-connect in External 1.8V VRM Mode.
VCCPGPPA	1.8V or 3.3V for GPP_A group.
VCCPGPPBC	1.8V or 3.3V for GPP_B and GPP_C groups.
VCCPGPPD	1.8V or 3.3V for GPP_D group.
VCCPGPPEF	1.8V or 3.3V for GPP_E and GPP_F groups.
VCCPGPPG_3P3	3.3V for GPP_G group.
VCCPGPPHK	1.8V or 3.3V for GPP_H and GPP_K groups.
VCCPMPHY_SENSE	1.05V Sense Line.
VSSMPHY_SENSE	0V (Ground) Sense Line.
VSS	Ground.






Blue reference EDS




Purple reference CSB




Powerex Inlayage for S1/S6/S5 (SAC mode)  
Follow CSB reference design








System Management Interface








SMBus Interface



		Project Name <b>G512LI</b>		Rev 1.0
Title : <b>PCH-XDP</b>				
Size <b>A</b>	Dept.: <b>ASUSTeK COMPUTER</b>		Engineer: <b>Gaming RD</b>	
Date: <b>Monday, January 20, 2020</b>			Sheet <b>29</b>	of <b>103</b>







	RED-4pin	1zone RGB_8pin	4zone-16pin	per key-20pin
pin1	VCC	VCC green	VCC green	COM7
pin2	VCC	VCC red	VCC red	COM6
pin3	GND	VCC blue	VCC blue	COM5
pin4	GND	LED1 blue	LED1 blue	COM4
pin5		LED1 red	LED1 red	COM3
pin6		LED1 green	LED1 green	COM2
pin7		NC	LED2 blue	COM1
pin8		NC	LED2 red	COM0
pin9			LED2 green	GND
pin10			LED3 blue	GND
pin11			LED3 red	GND
pin12			LED3 green	VCC
pin13			LED4 blue	VCC
pin14			LED4 red	VCC
pin15			LED4 green	VDD-33
pin16			NC	NC
pin17				GCLK
pin18				SDI
pin19				DCLK
pin20				LE


G531GT P.31 差異

MP 60 PW	PCB	J3102	J3105	C3104	D3125	R3112
60NR0110-MB3010	R1.4	12018-00102300	NA	11G232110411360	070004069020	10G212100314010
60NR0110-MB3210	R1.4	12018-00102300	NA	11G232110411360	070004069021	10G-02147483648
60NR0110-MB3310	R1.4	NA	12018-00212200	NA	NA	NA
60NR0110-MB3410	R1.4	NA	12018-00212200	NA	NA	NA
60NR0110-MB3110	R1.4	NA	12018-00212200	NA	NA	NA

Modern standby project should use Silego solution for EC/RTC reset (Microsoft hardware requirements)

6.6.2 Power button behavior



<https://docs.microsoft.com/en-us/windows-hardware/design/minimum/minimum-hardware-requirements-overview#section-60---shared-minimum-hardware-requirements-for-components>  
UX362FA R1.3 board will verify this circuit 7/E



<Variant Name>






## LAN Connector



Place near chassis GND




ASUS		Project Name	Rev
G512LI			1.0
Title : LAN_RJ45_CON			
Size	Dept: ASUSTeK COMPUTER	Engineer: NB1 RD2 EE1	
B	Date: Monday, January 20, 2020	Sheet	34 of 103



D3401,D3402 ESD Diode

1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G




2nd Source: P/N:07024-00710000 NXP/PUSB2X4D



053107 P.35 圖

項目	内容	単位	値
測定日時	2023.05.10		
測定場所	工場		
測定機	自動測定機		
測定員	田中		
測定結果	合格		
測定結果	合格		
測定結果	合格		
測定結果	合格		

IT8299E




N-KEY Debug Connector




Debug Connector 40 Pins


KB RGB co-layout



Eagle Eye LED




NFC RGB LED




TP LED





KB RGB 12one LED









## Headphone&amp;MIC



www.teknisi-indonesia.com









36 H\_SPKR+\_CODEC  
36 H\_SPKR-\_CODEC  
36 H\_SPKL+\_CODEC  
36 H\_SPKL-\_CODEC




Max = 2W / Channel (@PVDD=5V)  
I = 0.55A (@Speaker : 7.4 Ohm(+/-10%))

20180801  
delete 0ohm



## INTERNAL SPK Conn.

Speaker = 1.5W / channel




1113 change connector

<Variant Name>


		Title : Aud_Woofe**	
ASUSTek COMPUTER INC. NB1		Engineer: EE	
Size B	Project Name G512LI		Rev 1.0
Date: Monday, January 20, 2020	Sheet	39 of	103



# NGFF\_SSD3



# NGFF\_SSD3




<Variant Name>

		Title : <b>HDMI_DP_Switch</b>	
ASUSTeK COMPUTER		Engineer: <b>Gaming RD</b>	
Size <b>C</b>	Project Name <b>G512LI</b>		Rev <b>1.0</b>
Date: <b>Monday, January 20, 2020</b>	Sheet <b>42</b>	of <b>103</b>	





2017/11/10

## 2017/11/10




The diagram shows the JDEB002/Jigboard connected to the KSO and KSI headers. The board is connected to GND at pin 16 and JDEB002/Jigboard at pin 17. The KSO header (pins 1-15) is connected to KSO0\_EC through KSO7\_EC. The KSI header (pins 1-15) is connected to KSI0\_EC through KSI5\_EC. The KSI header is also connected to KSI6\_EC through KSI10\_EC.

Header Pin	Signal Name	Value
15	KSO7_EC	30
14	KSO0_EC	30
13	KSI1_EC	30
12	KSO9_EC	30
11	KSI5_EC	30
10	KSO3_EC	30
9	KSI4_EC	30
8	KSI2_EC	30
7	KSO1_EC	30
6	KSI3_EC	30
5	KSI0_EC	30
4	KSO5_EC	30
3	KSO2_EC	30
2	KSO4_EC	30
1	KSO6_EC	30



Reserve to PCH


Connect to I2C ROM  
Reserved for MUX I2C mode




teknisi indonesia

MP remove

## I2C ROM




FW from PCH or APU



```
update I2C ROM to PD
```







Pin No.	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
	GND	TX1+	TX1-	V <sub>BIUS</sub>	CC1	D+	D-	SBU1	V <sub>BIUS</sub>	RX2-	RX2+	GND
	GND	RX1+	RX1-	V <sub>BIUS</sub>	SBU2	D-	D+	CC2	V <sub>BIUS</sub>	TX2-	TX2+	GND



Pin No. B12 B11 B10

NOTE 9. LASER WELD POINTS MAY BE DISCOLORED




Optional

Reserved R4727/R4755/R4719/R4709  
Mount R4756/R4757/R4758/R4759  
for KK Capacitor (Following USB3.1 spec. ECN)




CTL1 PIN	CTL0 PIN	FLIP PIN	TUSB1046A-DCI CONFIGURATION	VESA DisplayPort ALT MODE DFP_D CONFIGURATION
L	L	L	Power Down	—
L	L	H	Power Down	—
L	H	L	One Port USB 3.1 - No Flip	—
L	H	H	One Port USB 3.1 – With Flip	—
H	L	L	4 Lane DP - No Flip	C and E
H	L	H	4 Lane DP – With Flip	C and E
H	H	L	One Port USB 3.1 + 2 Lane DP- No Flip	D and F
H	H	H	One Port USB 3.1 + 2 Lane DP– With Flip	D and F



WLAN Card	R5302	P49, All pages' components
AX201	unmount	mount
9462NGW	mount	unmount

## Module\_AUX




## ANT\_2

U4901 RTC7610			
ANT	Port	VC1 GPP_B0	VC2 GPP_A18
50 Ω	RF1	1	0
ANT_1	RF2	X	1
ANT_2	RF3	0	0

X: don't care  
0: ~0.2v~0.3v  
1: 1.6v~3.6v

## Module\_MAIN




## ANT\_4

U4902 RTC7610			
ANT	Port	VC1 GPP_B2	VC2 GPP_A19
50 Ω	RF1	1	0
ANT_3	RF2	X	1
ANT_4	RF3	0	0


X: don't care  
0: ~0.2v~0.3v  
1: 1.6v~3.6v

CPU Thermal Sensor




Near CPU  
SMBUS addr=10010000 (90)

VRAM Thermal Sensor




Near VRAM  
SMBUS addr=10010010 (92)

GPU




Near GPU  
SMBUS addr=1001010 (94)

DC FAN Control 1



DC FAN Control 2




ADD0: Address select. Connect to GND, SDA, SCL, or V+

DEVICE TWO-WIRE ADDRESS	ADD0 PIN CONNECTION
1001000	Ground
1001001	V+
1001010	SDA
1001011	SCL


PIN #	Description
1	5V
2	5V
3	5V
4	GND
5	RX+
6	RX-
7	GND
8	TX-
9	TX+
10	GND

<Variant Name>


		<b>Title :</b> XDD_HDD & ODD CON	
ASUSTeK COMPUTER		<b>Engineer:</b> Gaming RD	
Size A	Project Name <b>G512LI</b>		Rev R1.0
Date: Monday, January 20, 2020		Sheet	51 of 103

## USB3.0 EMI-Protection



09G092090400



USB3.0\_PORT3




## USB3.0\_PORT4




## USB2.0 ESD-Protection

1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G  
2nd Source: P/N:07024-00710000 NXP/PUSB2X4D






## USB3.0 ESD-Protection

1st : 07G028076030 ESD PROTECTION AZ1045-04F  
2nd : 07G028153010 ESD PROTECTION IP4284CZ10-TB




USB3.0 Pin define	
1 <sup>o</sup>	VBUS <sup>o</sup>
2 <sup>o</sup>	D <sup>-o</sup>
3 <sup>o</sup>	D <sup>+</sup> <sup>o</sup>
4 <sup>o</sup>	GND <sup>o</sup>
5 <sup>o</sup>	RX <sup>-o</sup>
6 <sup>o</sup>	RX <sup>+</sup>
7 <sup>o</sup>	GND <sup>o</sup>
8 <sup>o</sup>	TX <sup>-o</sup>
9 <sup>o</sup>	TX <sup>+</sup>

BT  
USB2.0: E

<Variant Name>


		Title :	USB3_*****
ASUSTeK COMPUTER		Engineer:	Gaming RD
Size	Project Name	Rev	
Custom	G512LI	1.0	
Date:	Monday, January 20, 2020	Sheet	54 of 503

<Variant Name>

		<b>Title :</b> <b>IO Con. to MB</b>	
<b>ASUSTeK COMPUTER</b>		<b>Engineer:</b> <b>Gaming RD</b>	
Size <b>Custom</b>	Project Name <b>G512LI</b>		Rev <b>1.0</b>
Date: <b>Monday, January 20, 2020</b>		Sheet <b>55</b> of <b>103</b>	




OS LED




Charger LED




CAP LED



Power KEY LED




One-wire Connect to LED




2014/05/29 Add HDD & SSD LED control circuit.


HDD LED



BT/WLAN LED




BALL\_SENSOR



LED Board



Eagle Eye LED Conn










G531GT P.56 差異

MP GO SW	PCB	05602/05603	C5603/C5604/C5605/C5607
60NR0110-MB3010	R1.4	12G183400628	11G232110211030
60NR0110-MB3210	R1.4	12G183400628	11G232110211030
60NR0110-MB3310	R1.4	12G183400628	11G232110211030
60NR0110-MB3410	R1.4	12G183400628	11G232110211030
60NR0110-MB3110	R1.4	N/A	N/A

Project Name



Title : LED A UB	
Engineer : Gaining RB	
Rev	Project Name
01	G531GT
Rev	Project Name
01	G531GT






<Variant Name>






ASUS®		Title : Power Protect	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size	Project Name	G512LI	Rev
Custom			1.0
Date:	Monday, January 20, 2020	Sheet	58 of 103




EMI




www.teknisi-indonesia.com



EMI Reserve



EMI




EMI

<<Variant Name>>

## DC-IN Connector

DC Jack使用請詢用River\_Hsu


New 6 Phi 4 Pin DC\_Jack



**12033-00020300**


J6001	3.4CH	1.55CH
	12033-00020200	12033-00020300

## Battery Connector




**Note: Battery Connector 正確性與BAT1\_IN\_OC#是否預留!**






<Variant Name>

<Variant Name>

		Title :	
ASUSTeK COMPUTER		Engineer:	Gaming RD
Size	Project Name		Rev
C	G512LI		1.0
Date: Monday, January 20, 2020		Sheet 63 of 103	





<Variant Name>

		<b>Title :</b> USB3_*****	
ASUSTeK COMPUTER		<b>Engineer:</b> Gaming RD	
Size	Project Name		Rev
C	G512LI		1.0
Date: Monday, January 20, 2020		Sheet 64 of 103	


SB\_DMIC

06603,06604  
Source:04070-00071400  
04070-00072300



<Variant Name>

<Variant Name>

		<b>Title :</b> I/O board FUNC key	
ASUSTeK COMPUTER		<b>Engineer:</b>	Gaming RD
Size	Project Name		Rev
Custom	G711GW		1.0
Date: Monday, January 20, 2020		Sheet	67 of 103

<Variant Name>



Project Name

G512LI

Rev

R1.0

**Title :** Thunderbolt

Size

Custom

**Dept.:** ASUSTeK COMPUTER

**Engineer:** Gaming RD

Date: Monday, January 20, 2020


Sheet


68

of

103


<Variant Name>

		Title : OTH_EMI	
ASUSTeK COMPUTER		Engineer: Gaming RD	
Size C	Project Name G512LI		Rev 1.0
Date: Monday, January 20, 2020		Sheet 69 of 103	





NVDD POWER GOOD LOOPBACK

GPU POWER SEQUENCE CONTROL





Optimus

GPU_PWR_GOOD	FUNCTION
H	MC_GPU
L	MC_LSP



## PCI EXPRESS\_Graphics REVERSED Type PCIe X16



teknisi indonesia

Table 5.11 GB40-128 Package: Power Rail Filtering (Continued)

Rail (GPU Ball)	Balls	Voltage	Filtering under GPU	Filtering Near GPU
PEX_HVDD	14	1.8V	14 x 0.47uF (0201W X65) 3 x 4.7uF (0603 X65)  Alternate solution: 7 x 1uF (0402 or 0201W X65) <sup>2</sup> 3 x 4.7uF (0603 X65)	3 x 10uF (0805 X65) 2 x 22uF (0805 X65)
PEX_DVDD	6	1.0V	12 x 0.47uF (0201W X65) 3 x 4.7uF (0603 X65)  Alternate solution: 6 x 1uF (0402 or 0201W X65) <sup>2</sup> 3 x 4.7uF (0603 X65)	3 x 10uF (0805 X65) 2 x 22uF (0805 X65)




Table 4. N18P-G62/G61 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.2V	Micron	MT61K256M32JE-14:A	A-die	0x1	14 Gbps	Yes, TBD <sup>1</sup>	Full	Production candidate
			Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	Yes, TBD <sup>2</sup>	Full	Production candidate

## Notes:

- For N18P-G62/G61, the maximum allowable memory case temperature is 95 °C.
- Requires Production GDDR6 with a specific date code restriction. Exact date code is currently TBD.

<Variant Name>

Title

<Title>

Size

A1

Document Number

G512LI

Rev

R1.0

Date:

Monday, January 20, 2020

Sheet

75

of

103



<Variant Name>

Title

<Title>

Size

A1

Document Number

G512LI

Rev

R1.0

Date:

Monday, January 20, 2020

Sheet


76

of


103

## Channel A


Under DRAM  
1uF x 18pcs  
10uF x 4pcs




Around DRAM  
22uF x 6pcs  
10uF x 2pcs




Under DRAM  
1uF x 4pcs  
4.7uF x 1pcs




Under DRAM  
1uF x 18pcs  
10uF x 4pcs




Around DRAM  
22uF x 6pcs  
10uF x 2pcs




Under DRAM  
1uF x 4pcs  
4.7uF x 1pcs



Partition A  
Under GPU  
1uF x 6pcs  
10uF x 3pcs



Partition B  
Under GPU  
1uF x 6pcs  
10uF x 3pcs



Close GPU  
1uF x 3pcs  
22uF x 5pcs



FBVDDQ GPU side (Ref sch)  
A: 0.47uF x12  
10uF x2  
B: 0.47uF x12  
10uF x2  
Near GPU  
22uF x5

FBVDDQ VRAM side (Ref sch) per  
VRAM  
Close VRAM:  
0.47uF x36  
10uF x4  
0.47uF x8  
Around DRAM  
22uF x6  
10uF x2


FBVDDQ (GPU side) <sup>1</sup>	1.35V 1.5V	24 x 0.47uF (0201W X6S) 4 x 10uF (0603 X6S)	2 x 10uF (0603 X6S) <sup>2</sup> 5 x 22uF (0603 X6S)
Alternate solution: 12 x 1uF (0402 or 0201W, X6S) <sup>3</sup> 4 x 10uF (0603 X6S)			

Table 8.12 DRAM-Side Decoupling


Decoupling Capacitors		Recommended Quantity and Placement (per DRAM device)	
Capacitance	Type, [Size] <sup>NOTE 1</sup>	Quantity	Placement
VDD/VDDQ Rail			
0.47 uF <sup>NOTE 2</sup>	X6S [0201W]	36	Under or very close to DRAM
10 uF	X6S [0603]	4	Around DRAM
10 uF	X6S [0603]	2	
22 uF	X6S [0603]	6	
VPP Rail			
0.47 uF <sup>NOTE 3</sup>	X6S [0201W]	4	Under or very close to DRAM
4.7 uF	X6S [0603]		

## Channel B


Under DRAM  
1uF x 18pcs  
10uF x 4pcs




Around DRAM  
22uF x 6pcs  
10uF x 2pcs




Under DRAM  
1uF x 4pcs  
4.7uF x 1pcs




Under DRAM  
1uF x 18pcs  
10uF x 4pcs



Around DRAM  
22uF x 6pcs  
10uF x 2pcs




Under DRAM  
1uF x 4pcs  
4.7uF x 1pcs




For power sequence measurement






## EDP (4Lane Panel)



## HDMI &amp; DP



IFPB_PLLVDD	1	1.8V	3 x 0.47uF (0201W X6S, one per ball)	1 x 4.7uF (0603 X6S) 1 x 22uF (0805 X6S) 1 x 30Ω bead (0603 max ESR 0.01 Ω)
IFPCD_PLLVDD	1			
IFPE_PLLVDD	1			

Alternate solution:

3 x 1uF (0402 or 0201W, X6S, one per ball)

IFP_I0VDD	6	1.0V	6 x 0.47uF (0201W X6S)	6 x 0.47uF (0201W X6S) 3 x 4.7uF (0603 X6S)
-----------	---	------	------------------------	--




Alternate solution:

6 x 1uF (0402 or 0201W, X6S)

Alternate solution:


3 x 1uF (0402 or 0201W, X6S)<sup>3</sup>  
3 x 4.7uF (0603, X6S)

Comet lake IMVP8 Power [For CPU]



PSR056	N series	G series
65W	13.36uWh	-
90W	10.6uWh	-
120W	10.6uWh	40.25uWh
180W	-	28.75uWh
230W	-	24.36uWh


<Variant Name>

		Project Name		Rev
		GM531GX		R1.0
Title : Thunderbolt				
Size Custom	Dept.: ASUS Power Team		Engineer:	Joe
Date: Monday, January 20, 2020			Sheet	85 of 103

+VTT



+3VA\_DSW / +5VSUS [System Power]







### Adaptor Mode (IMVP8)

### Battery Mode (IMVP8)



# Load Switch

## Main Board








PRB901	ADP<120W	ADP<230W	ADP=230W	ADP>330W
	YND	5m	5m	2m
	10114-10180012	10114-10180017	10114-10180017	10114-10180017


  

PRB903	ADP<120W	ADP=150W	ADP=180W	ADP=230W	ADP=280W	ADP=330W
	255m	255m	X	X	X	555m
	10114-10180012	10114-10180010	X	X	X	10114-10181100




Adaptor select			
PRB901	V/FW Selection 0: Default		
	10m	5m	
PRB936	0.4V	30W	120W
	0.8V	40W	150W
	1.2V	45W	180W
	1.6V	65W	230W
PRB936	2.0V	75W	300W
	2.4V	90W	330W
	2.8V	120W	400W

Mode	ADP_INSERT_NSG	AC_RL_OCF
AC Mode	0 (POP/inserting, stop charging)	0



Adaptor select  
total power = 90% ADP





Address Selection Table


Substanz	Ca7E	Ca7C	Ca7L	Ca7B	Ca7A	Ca7D	Ca7J	Ca7O
999002	20%	1.5%	2%	3.6%	3.9%	4.3%	5.1%	6%
999003	Open	8.2%	6.2%	4.8%	4.7%	3.6%	2.7%	2%

Register Address

Address	Sw03	Sw02	Sw01	Sw03	Sw04	Sw05	Sw06
R/W	R	R	R	R	R	R	R
Function	Comp. alert showed up nothing			Second comp. data			bit 2 = 0 bit 3 = 0 bit 6 = 0 When ALERT9 occur.



• 該範本請勿提供給NVIDIA



## AC\_Short\_Protection





Table 2. TRUTH TABLE


S	$\overline{OE}$	FUNCTION
X	H	Disconnect
L	L	D = 1D
H	L	D = 2D




The figure consists of three sub-diagrams, each showing a three-phase system with a fault (F) and a fault indicator (FI). The diagrams illustrate the measurement of phase impedance using different fault types and measurement points.


**Diagram 1 (Top):** Shows a three-phase system with a fault (F) on the A phase. The fault is a phase-to-ground fault. The fault indicator (FI) is connected to the A phase. The measurement point is at the fault location. The diagram is labeled "Phase Impedance Measurement - Via Impedance Maintained 30mi".

**Diagram 2 (Middle):** Shows a three-phase system with a fault (F) on the A phase. The fault is a phase-to-phase fault. The fault indicator (FI) is connected to the A phase. The measurement point is at the fault location. The diagram is labeled "Phase Impedance Measurement - Via Impedance Maintained 30mi".


**Diagram 3 (Bottom):** Shows a three-phase system with a fault (F) on the A phase. The fault is a phase-to-phase fault. The fault indicator (FI) is connected to the A phase. The measurement point is at the fault location. The diagram is labeled "Phase Impedance Measurement - Via Impedance Maintained 30mi".





		Project Name <b>GX531GM</b>		Rev  R1.0
Title : <b>PW_PEX_VDD/+1.8V_GPU</b>				
Size  Custom	Dept.: <b>NB Power Team</b>		Engineer:	<b>Joe</b>
Date: <b>Monday, January 20, 2020</b>			Sheet	<b>93</b> of <b>117</b>

DVS Setting		
HDM_VDD_CTL	R	L
PP9404	1.25V	1.2V
PP9409	1.6. 5000m	
PP9423	1.0000m	





PT9407 請放置 PU9401旁,並請放置Trace 上!

PT9401  
F1:FBVDDQ\_VCCIN\_3V  
NE\_TPC20T

PT9402  
F1:FBVDDQ\_VCCIN\_3V  
NE\_TPC20T

PT9403  
F1:FBVDDQ\_VCCIN\_3V  
NE\_TPC20T

		Project Name <b>GX531GM</b>		Rev  R1.0
Title : <b>PW_PEX_VDD/+1.8V_GPU</b>				
Size  Custom	Dept.: <b>NB Power Team</b>		Engineer:	<b>Joe</b>
Date: <b>Monday, January 20, 2020</b>			Sheet	<b>95</b> of <b>117</b>

		Project Name		Rev
		Coffeelake-H		R1.0
Title : PW_+12VS_FAN				
Size B	Dept.: NB Power team		Engineer:	Hon
Date: Monday, January 20, 2020			Sheet	96 of 103





Project Name

**GX531GM**

Rev

**R1.0**

**Title :**      **Type C LDO 3V3**

Size

**Custom**

**Dept.:**      **ASUSTeK COMPUTER INC.**    **Engineer:**      **Joe**

Date:    **Monday, January 20, 2020**





Sheet

**97**

of

**103**

請和e2確認e3端是否有盡對應線路, pull high



拾3V3A LDO輸出的預置線路 (PR9818以上件時, PR9820需不上件)

NVDA規定線路阻抗為 86 ~ 8.60hm

UPI / ON Co-Layout線路

N18E

150W+		115W ~ 130W		100W ~ 110W		75W ~ 90W		75W-	
	UP9026PQKI ( UPI )	NCP45491 ( ON )		UP9026PQKI ( UPI )	NCP45491 ( ON )		UP9026PQKI ( UPI )	NCP45491 ( ON )	
PR9801	100k(100212100014010)								
PR9817	357k(100212127014010)	475k(100212169014010)							
PR9822	100k(100212100014010)								
PR9814	327k(100212127014010)	475k(100212169014010)							
PR9805	75k(100212750214010)								
PR9806	487k(100212487014010)	649k(100212649014010)							
PR9807	75k(100212750214010)								
PR9808	487k(100212487014010)	649k(100212649014010)							
PR9811	324k(100212324314010)	243k(100212243314010)							
PR9812	10k(100212100214010)								
PR9834	90.9k(100212909214010)								

N18P


75W-		
	UP9026PQKI ( UPI )	NCP45491 ( ON )
PR9801	100k(10021200014010)	
PR9817	357k(100212357014010)	475k(100212475014010)
PR9822	100k(100212100014010)	
PR9814	357k(100212357014010)	475k(100212475014010)
PR9805	75k(100212750214010)	
PR9806	487k(100212487014010)	649k(100212649014010)
PR9807	75k(100212750214010)	
PR9808	487k(100212487014010)	649k(100212649014010)
PR9811	324k(100212324314010)	243k(100212243314010)
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

150w+		
	UP9026PQKI ( UPI )	NCP45491 ( ON )
PR9801	200k(100212200014010)	
PR9817	475k(100212143014010)	
PR9822	200k(100212200014010)	
PR9814	475k(100212143014010)	
PR9805	33k(100212330214010)	
PR9806	431k(10102-00581000)	
PR9807	33k(100212330214010)	
PR9808	431k(10102-00581000)	
PR9811	324k(100212324314010)	
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

115W ~ 130W		
	UP9026PQKI ( UPI )	NCP45491 ( ON )
PR9801	200k(100212200014010)	
PR9817	475k(100212143014010)	
PR9822	200k(100212200014010)	
PR9814	475k(100212143014010)	
PR9805	33k(100212330214010)	
PR9806	431k(10102-00581000)	
PR9807	33k(100212330214010)	
PR9808	431k(10102-00581000)	
PR9811	324k(100212324314010)	
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

75W ~ 90W		
	UP9026PQKI ( UPI )	NCP45491 ( ON )
PR9801	200k(100212200014010)	
PR9817	475k(10102-00571000)	
PR9822	200k(100212200014010)	
PR9814	475k(10102-00571000)	
PR9805	33k(100212330214010)	
PR9806	431k(10102-00581000)	
PR9807	33k(100212330214010)	
PR9808	431k(10102-00581000)	
PR9811	324k(100212324314010)	
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

<Variant Name>

		Project Name		Rev
		G512LI		R1.0
Title : PW_Input CAP				
Size Custom	Dept.: Power Team		Engineer:	Joe
Date: Monday, January 20, 2020			Sheet	99 of 102

```

C:CPU                                     (+RTCBAT)+3VA_RTC
P:PCCH                                  (AC_BAT_SYS)+3VA/+5VA
S:PLT                                  (+3VA_RTC) RTCRST# (PCH)
Power                                   (Power)AC_IN_OC# (EC)
Signal                                  (EC)PS_ON (+3VA_EC)
                                          (PS_ON)+3VA_EC (EC)
                                          (3VADSW_ON)+3VA_DSW (3VA_DSW_FWRGD)
                                          (EC)DPWROK_EC (PCH)
                                          (+3VA_DSW) PM_BATLOW# (PCH)
                                          (PCH) PM_SLP_SUS# (EC)
(VSUS_ON)+1.0VSUS_VCCPRIM (1.0VSUS_FWRGD)
                                          (EC)PM_RSMRST#_PCH (PCH)
                                          (PCH) SUSWARN# (EC)
                                          (EC)ME_AC_PRESENT_PCH (PCH)
                                          (EC)PCH_SUSACK# (PCH)
                                          (PWR_Switch) PWR_SW# (EC)
                                          (EC)PM_FWRBTN# (PCH)
                                          (EC)SUSC_EC# (Power)
                                          (SUSC_EC#)+12V/+5V/+3V
                                          (EC)SUSB_EC# (Power)
                                          (SUSB_EC#)+12VS/+5VS/+3VS
                                          (SUSB_EC#)+1.0V_VCCST,VCCPLL
                                          (SUSB_EC#)+VCCIO, (+12VS)+VCCSTG
                                          (1.2V_ON)+2.5V (2.5V_FWRGD)
                                          (1.2V_ON)+VDDQ_CPU (1.2V_FWRGD)
                                          (+12VS)+VCCPLL_OC
                                          (SUSB_EC#)+VCCIO (VCCIO_FWRGD)
(ALL_SYSTEM_FWRGD)+VCCSA (IMVP8_FWRGD)
                                          (DDR_VTT_CTRL)+0.6V
                                          (CPU)DDR_VTT_CTRL (Power)
                                          (Power)1.2V_FWRGD (AND)
                                          (Power)IMVP8_FWRGD
(AND) ALL_SYSTEM_FWRGD (CPU/PCH/EC/Power)
(ALL_SYSTEM_FWRGD) VCCST_FWRGD_CPU (CPU)
                                          (EC)PM_FWROK_PCH (PCH)
                                          (PCH)CLK_PCH_BCLK (CPU)
                                          (PCH)H_CPUFWRGD (CPU)
                                          (CPU)P_SVID_DATA_X2 (Power)
                                          (EC)PM_SYSPWROK_PCH (PCH)
                                          (PCH)PLT_RST# (CPU/EC/Device)
(P_IMVP8_DRVON)+VCCCORE (IMVP8_FWRGD)
                                          (CPU)H_THERMTRIP# (PCH)
                                          (PCH)DDR4_DRAMRST# (Memory)
                                          +VCCDC

```


**CFL H Power Sequence (AC mode)**

The diagram illustrates the power sequence for CFL H in AC mode. Key signals and their timing requirements are as follows:

- P01**: >9ms
- P05**: >1us
- P02**: >10ms
- P04**: >9ms
- P43**: >95ms
- P07**: >0ms
- P06**: >200us
- P03**: >10ms
- S01**: >200ms
- S02**: <0ms
- Ignore SUSACK# until after SUSWARN# is valid**
- P2**: =50ms
- C11**: >1ms
- VCCST can remain power in S4 & S5 for debug**
- C12**: >1ms
- C04**: >100ns
- VPP should be before VDDQ**
- C01**: >1ms
- C03**: <25ms
- VCCI0, VCCSA should after VCCST and VDDQ**
- C10**: >1ms
- C09**: >1ms
- C18**: <35us
- C19**: <100ns
- C09**: >1ms
- C12**: >1ms
- S04**: >1ms
- C16**: >0ms
- P08**: >1ms
- P41**: >1ms
- C08**: >1ms
- S05: FLT Dependent**



DC-IN Mode

C:CPU (+RTCBAT)+3VA\_RTC  
P:PCH (AC\_BAT\_SYS)+3VA/+5VA  
S:PLT (+3VA\_RTC) RTCRST# (PCH)  
Power (Power) AC\_IN\_OC# (EC)  
Signal (EC) PS\_ON (+3VA\_EC)  
(PS\_ON)+3VA\_EC (EC)  
(3VADSW\_ON)+3VA\_DSW (3VA\_DSW\_PWRGD)  
(EC) DPWROK\_EC (PCH)  
(+3VA\_DSW) PM\_BATLOW# (PCH)  
(PCH) PM\_SLP\_SUS# (EC)  
(VSUS\_ON)+1.0VSUS\_VCCPRIM (1.0VSUS\_PWRGD)  
(EC) PM\_RSMRST#\_PCH (PCH)  
(PCH) SUSWARN# (EC)  
(EC) ME\_AC\_PRESENT\_PCH (PCH)  
(EC) PCH\_SUSACK# (PCH)  
(PWR\_Switch) PWR\_SW# (EC)  
(EC) PM\_PWRBTN# (PCH)  
(EC) SUSC\_EC# (Power)  
(SUSC\_EC#)+12V/+5V/+3V  
(EC) SUSB\_EC# (Power)  
(SUSB\_EC#)+12VS/+5VS/+3VS  
(VSUS\_ON)+1.0V\_VCCST, VCCPLL (VCCST\_PWRGD)  
(+VCCIO)+VCCSTG  
(1.2V\_ON)+2.5V (2.5V\_PWRGD)  
(1.2V\_ON)+VDDQ\_CPU (1.2V\_PWRGD)  
(+12VS)+VCCPLL\_OC  
(SUSB\_EC#)+VCCIO (VCCIO\_PWRGD)  
(ALL\_SYSTEM\_PWRGD)+VCCSA (IMVP8\_PWRGD)  
(DDR\_VTT\_CTRL)+0.6V  
(CPU) DDR\_VTT\_CTRL (Power)  
(Power) 1.2V\_PWRGD (AND)  
(Power) IMVP8\_PWRGD  
(AND) ALL\_SYSTEM\_PWRGD (CPU/PCH/EC/Power)  
(ALL\_SYSTEM\_PWRGD) VCCST\_PWRGD\_CPU (CPU)  
(EC) PM\_PWROK\_PCH (PCH)  
(PCH) CLK\_PCH\_BCLK (CPU)  
(PCH) H\_CPU\_PWRGD (CPU)  
(ALL\_SYSTEM\_PWRGD) P\_IMVP8\_EN\_10 (Power)  
(CPU) P\_SVID\_DATA\_X2 (Power)  
(EC) PM\_SYSPWROK\_PCH (PCH)  
(PCH) PLT\_RST# (CPU/EC/Device)  
(P\_IMVP8\_DRVON)+VCCCORE (IMVP8\_PWRGD)  
(CPU) H\_THERMTRIP# (PCH)  
(PCH) DDR4\_DRAMRST# (Memory)  
+VCCGT




CFL H Power Sequence  
(DC mode)

## Main Board



www.teknisi-indonesia.com

		Project Name		Rev	
G512LI				1.0	
<b>Title :</b> CPU_PWR					
Size B	<b>Dept.:</b> ASUSTek COMPUTER	<b>Engineer:</b>	Gaming RD		
Date: Monday, January 20, 2020		Sheet	9	of	103



G512LI,G512LH,G712LI SKU Table

Option	PCB	SRU	CPU	Power	DDIM	VRAM			

1. CPU: INT I7-7700HQ 2.8G/6M SR32Q BGA 01001-01380600  
CPU: INT I5-7300HQ 2.5G/6M SR32S BGA 01001-01380500

2. dGPU: nVidia W7E-Q2-A1 FCBGA2152 02004-00480500

OPTIONAL PARTS LIST TO PREVENT MISUSE

4. EC: ITE IT8995VQ-128/DX --06037-00050800

5. onboard memory  
8G\_ Rynix 03012-00030400










9. Card Reader: AM6435--02G630002400 (Page42)

10. USB Charger IC: (Page52) Sillego S1G55584NVT8 -- 06016-00040000  
MAXIM MAX14566AERTA+ -- 06G016196011

11. USB3.0 Repeater IC: (Page67)  
Parade : P887108 -- 06053-00200000  
Maxim : MAX14972CTG+ -- 06053-00030000












Slew rate control when I2C\_EN/PIN = Low.  
 SLEW\_CTL = H: fastest data rate  
 SLEW\_CTL = L: 5 ps slow  
 SLEW\_CTL = No Connect: 10 ps slow




HDMI SEL when I2C\_EN/PIN = Low  
 HDMI\_SEL = High: Device configured for DVI  
 HDMI\_SEL = Low: Device configured for HDMI







Input Receive Equalization pin strap when I2C\_EN/PIN = Low  
 EQ\_SEL = L: Fixed EQ at 7.5 dB  
 EQ\_SEL = No Connect: Adaptive EQ  
 EQ\_SEL = H: Fixed at 14 dB



De-emphasis pin strap when I2C\_EN/PIN = Low.  
 PRE\_SEL = L: ~ 2 dB de-emphasis level  
 PRE\_SEL = No Connect: 0 dB  
 PRE\_SEL = H: Reserved



I2C\_EN/PIN = High: puts device into I2C control mode  
 I2C\_EN/PIN = Low: puts device into pin strap mode




Operation enable/reset pin  
 OE = L: Power-down mode OE = H: Normal operation

Internal weak pullup: Resets device when transitions from H to L




## HDMI Active-Level Shift

to GPU




Q4801只用07005-00660200與07005-00950000


From GPU




## HDMI PWR\_+5VS\_HDMI





## HDMI Conn.




## HDMI EMI





## HDMI LDO 1.1VS



[TOP](#)

[illegible]

[TOP](#)



Technical drawing of a mechanical part. Dimensions shown include diameters  $\varnothing 3$ ,  $\varnothing 8$ , and a height of 13.26. A label 'NPTH' points to a specific feature on the part.

The figure displays four separate circuit diagrams, each representing a different I/O pin configuration. In every diagram, a 5V supply is connected to one terminal of a 10k resistor. The other terminal of the resistor is connected to a specific I/O pin, which is labeled with a number (1, 2, 3, or 4). A green LED is connected between the I/O pin and ground, with its anode to the pin and its cathode to ground. The ground symbol is shown as a horizontal line with three downward-pointing lines of decreasing width. The text 'C:\Users\m3n\Desktop\...' is visible at the bottom of each diagram, indicating the source of the images.

Technical drawing of a mechanical part, likely a bracket or support, showing dimensions R1.5 and 4. The drawing includes a cross-section view and a side view. The cross-section view shows a rectangular block with a circular hole and a smaller circular feature. The side view shows a similar block with a circular hole and a smaller circular feature. The dimensions R1.5 and 4 are indicated with leader lines pointing to the respective features.

Technical drawing of a mechanical part. Dimensions shown include  $\phi 3.7$ ,  $\phi 8$ ,  $\phi 2.5$ , and  $\phi 6$ . A red box highlights a feature labeled **NPTH** (Not Plated Through Hole).

[illegible]

PC

**MEMORY: GPU FB Partition A**







Table 15. N17/GB4C-128 and N18/GB4D-128 FB BOM Differences

FB Pin	What to do for N18/GB4D-128	What to do for N17/GB4C-128
GPU_FB_VREF	Pull down to 49.9 ohm	Leave unconnected and floating
FB_CAL_TERM_GND	Pull down to 40.2 ohm	Pull down to 60.4 ohm




**MEMORY: GPU FB Partition B**














**Integrated VREF reference**




Title				
<Title>				
Description Number				Rev
A1	GG12LI			R1
Date	Monday, January 26, 2020		Printed	74 of 103



# +VCCIO [For CPU]




**+1.05VSUS [For PCH]**



PT840\* 請放置 PU8401旁;並請放置Trace 上!



		Project Name <b>Coffe Lake-H</b>		Rev <b>R1.0</b>
<b>Title :</b> <b>PW_+1.0VSUS</b>				
Size <b>A4</b>	<b>Dept.:</b> <b>NB Power team</b>		<b>Engineer:</b> <b>Power RD</b>	
Date: <b>Monday, January 20, 2020</b>			Sheet <b>83</b>	of <b>103</b>



# +1.8VSUS [For PCH]

AC\_BAT\_SYS

PJP8401  
1MM\_SHORT\_PIN  
@

I<sub>max</sub> = 4A  
OCP=8A  
+1.8VSUS

+5VSUS

+5VSUS

+1.8VSUS

30,57,83,88




VSUS\_ON

PT840\* 請放置 PU8401旁;並請放置Trace 上!




P\_1P8VSUS\_LX\_30  
PT8401  
PC8409  
0.1UF/25V  
TPC20T

<Variant Name>


ASUS		Project Name	Rev
Title : PW_+1.8VSUS		Project Name	R1.0
Size A4	Dept.: NB Power team	Engineer: Power RD	
Date: Monday, January 20, 2020	Sheet	84	of 103






## Discharge



GB4D-128 Package				
NVDD		Varies	26 x 0.47uF (0201W X6S) 34 x 10uF (0603 X6S)  ----- <u>Alternate solution:</u> 13 x 1uF (0402 or 0201W, X6S) <sup>3</sup> 34 x 10uF (0603 X6S)	15 x 22uF (0805 X6S)
1V8_AON	2	1.8V	4 x 0.47uF (0201W X6S)  ----- <u>Alternate solution:</u> 2 x 1uF (0402 or 0201W, X6S) <sup>3</sup>	6 x 0.47uF (0201W X6S) 3 x 4.7uF (0603 X6S)  ----- <u>Alternate solution:</u> 3 x 1uF (0402 or 0201W, X6S) <sup>3</sup> 3 x 4.7uF (0603, X6S)



[illegible]

3	2	-	-	-	-	-
2	2	-	-	-	-	-
2	1	-	-	-	-	-
2	1	-	-	-	-	-
2	1	-	-	-	-	-
1	1	-	-	-	-	-
1	0	-	-	-	-	-
1	0	-	-	-	-	-
1	0	-	-	-	-	-

Total Display Units (DUs), DP or P2				See Your View	
Total Display for studio				Studio 1	
PDU1, DP or P2				PDU2	
N/A if supported on					
	DP or P2 PDU1	DP or P2 PDU2	DP or P2 PDU1		
4	0	0	0	0	0
4	1	0	0	0	0
4	1	0	0	0	0
4	1	0	0	0	0
3	1	0	0	0	0
3	1	0	0	0	0
3	1	0	0	0	0
3	1	0	0	0	0
2	1	0	0	0	0
2	1	0	0	0	0
2	1	0	0	0	0
2	1	0	0	0	0
2	1	0	0	0	0
1	1	0	0	0	0
1	1	0	0	0	0

[illegible]